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Abstract—This paper presents a fully integrated capacitive
DC-DC converter with a wide input voltage range. The folding
Dickson converter is used to implement four discrete voltage
conversion ratios, capable of operating over a wide input voltage
range. A subconverter is added, enabling four additional voltage
conversion ratios, improving the input voltage resolution from
Vout to
1
2
Vout. This way, the extra conversion ratios increase the
overall efficiency, and at the same time reduce output ripple
specifications. Implementing this additional converter at the end
of the Dickson cascade reduces the complexity of driving the extra
power train switches. This improved folding Dickson converter
achieves an average efficiency above 70% at maximum output
power, and operates over an input voltage range of 2.5-8V for
an output voltage of 1.2V. The converter has been implemented
and validated in a standard 90nm technology.
(Keywords: Monolithic, Wide Input Range, Switched Capacitor
and DC-DC Converter)
I. INTRODUCTION
High power density [1], [2], ultra-low ripple [3] and very
fast transient response [4] designs have appeared in state-of-
the-art fully integrated switched capacitor DC-DC converters
and are bringing the topic to a state of maturity. However,
few designs employ gearboxing to a large extent, usually
limited to 2-3 topologies [3]–[6], and those that do never stray
far from the Vdd of the used technology. In [7], DAC-like
techniques give rise to a great number of voltage conversion
ratios (VCRs), allthough at reduced output powers.
This paper introduces an improvement on the folding Dick-
son converter as presented in [8], which has an input voltage
range of > 4Vdd, but suffers from reduced efficiency at higher
conversion ratios, and requires high levels of fragmentations
to keep the output ripple in check. Several insights and the
addition of an extra subconverter, which is used to implement
four extra topologies, allow us to maintain a high efficiency
over a wide input voltage range.
This paper is organised as follows. In Section II, the design
and operation of the converter is discussed, along with certain
key insights. Section III presents the measurement results
and compares the adapted folding Dickson converter with
other fully integrated gearbox designs, before finally drawing
conclusions in Section IV.
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Fig. 1. System overview of the folding Dickson-based converter.
II. SYSTEM OVERVIEW AND OPERATION
A. The Folding Dickson Converter
Fig. 1 shows the schematic of the fragments, which are
controlled by an on-chip hysteretic control loop. The converter
builds further upon the folding Dickson converter, as seen
in [8], which implements N voltage conversion ratios for an
N-stage Dickson converter. Folding is realised by virtually
merging the top and bottom plates of two or more flying
capacitors, creating an equivalent lumped flying capacitor
(Fig. 5). Merging is realised by changing the clock of the
power train switches. Dedicated converters [8] generate the
voltage supply required to drive flying switches M1−4, whose
operating conditions depend on input voltage and VCR. For
a four stage Dickson converter, four topologies ( 1
2
, 1
3
, 1
4
, 1
5
) are
realised.
B. Improved Folding Dickson Converter
With the addition of the subconverter (see Fig. 3), four
additional topologies ( 2
3
, 2
5
, 2
7
, 2
9
) are possible, while leaving the
operation of the folding Dickson converter unhampered. These
extra topologies increase the overall efficiency over the input
voltage range, and relax the ripple requirements, since each
topology needs to cover a shorter range of Vin (leading to
an increased input voltage resolution), and both are related to
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Fig. 2. Two well biasing strategies for power train switches M1−4.
In this implementation, the second option is chosen.
γ = Vo
VinV CR
in the SSL-region [9].
Two additional design strategies allow us to maintain a good
efficiency even for the higher conversion ratios:
1) Sizing of the switches by using a parasitic capacitance-
based optimisation per topology, followed by a weighted
average distribution. Instead of using a G ·V 2-metric for
the switches, the following is used (as seen in [9]):
Msw,i =
Gi(vrated,i)
2
CGv
2
G, i+ CDv
2
rated,i + CBv
2
B,i
(1)
with CG, CD and CB the parasitic gate, drain-source
and bulk capacitance, G the conductance per area, vrated
the maximum drain-source voltage, and vG and vB the
voltage swing seen at the gate and bulk. Using this
switch metric along with an energy loss cost constraint,
switch sizing can be optimised for a given RFSL and
lowest parasitic losses [9].
2) Two approaches exist to bias the triple well structure
of switches M1−4. One is to short bulk, source and
deep n-well together, preventing this first junction from
conducting, as well as keeping the psub/deep n-well
junction reversely biased. However, this means that the
large junction capacitance Cj,dnw−psub is subject to the
voltage swing, causing increased parasitic losses. The
other approach is to bias the N-well of isolated switches
M1−4 with Vin. Vin is additionally decoupled, and the
voltage swing is seen over the smaller junction capaci-
tance Cj,pw−dnw, while keeping all junctions reversely
biased (see fig. 2). In this implementation, the latter
option is chosen.
C. Subconverter Operation
A detailed schematic of the subconverter is shown in Fig.
3, while the detailed gate drive signals and capacitor terminal
voltages are shown in Fig. 4. In the 1
x
-mode, M5 is turned off
in phase phi
1
, while it is conducting in phi
2
, and capacitor C5
is in parallel with C4 in both phases (Fig. 5), which leads to
the default folding Dickson converters, and allows operation
in the 1
2
-, 1
3
-, 1
4
- and 1
5
-modes.
In the 2
x
-mode however, C4 and C5 are connected in parallel
in phi
1
, and connected in series in phi
2
. To implement this
converter, 5 additional switches (M14−18) are required, as well
as dynamic bulk biasing for M5.
In the 2
x
-mode, the drain of M5c drops below Vout, which
would cause M5 to turn on, and cause its body diode to start
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Fig. 3. Subconverter used to implement 1
x
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x
conversion ratios.
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Fig. 4. Switching signals and voltages of the subconverter.
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Fig. 5. Example converter operation in the 1
3
- and 2
5
-mode.
conducting. To prevent this, the bulk is connected to ground,
as well as the gate of M5c. In the
1
x
-mode, the gate of M5c is
connected to 2Vout, generated by an on-chip voltage doubler
(see Fig. 1), and the bulk is connected to Vout.
M15 and M18 reside between Vout and ground, which
requires no special gate drive. M16 is driven from the on chip
2Vout supply, since it‘s source is connected to Vout. To drive
M17, an additional bootstrapping circuit is introduced. When
C−
5
is connected to Vout, which occurs in both modi, Mbs turns
on, and Cbs is charged from the 2Vout-supply to Vout. In the
other phase, Cbs can be used to turn on M17, if required. The
voltage over Cbs is also used to bias cascode M17c. Mbs and
Cbs are sized to achieve a time constant of τbs =
Tsw,min
5
, and
to allow a discharge of 10% when turning on M17.
Since the source of M14 is connected to C4+, the floating rail
generated by the fourth Bootstrapped Gate Boost Converter
(BGBC4) can be used to turn on this switch. These BGBC’s
use bootstrapping to copy the flying capacitor’s top plate
voltage, and charge a floating capacitor to Vout, which is then
used to turn on switches M1-4,14 and to bias their cascodes. The
full operation and detail of the BGBC circuits can be found
in [8]. As an example, Fig. 5 shows how the two modi are
translated to the flying capacitor arrangement in the 1
3
- and
the 2
5
-mode.
Flying capacitors are implemented using stacked MOM and
MIM capacitors to increase density, for a total of 1.64nF.
Output decoupling is done with 4nF MOSCAPs, while the
input is decoupled with 400pF MOMCAP, capable of dealing
with higher voltages.
III. MEASUREMENTS
The efficiency has been measured over one decade of output
power (2mW-20mW), while the output voltage is regulated
to 1.2V. For Pout=20mW, the efficiency and input current are
shown in Fig. 6. Besides the efficiency, Fig. 6 also shows the
measured input current of the converter, and the ideal input
current of a generic DC-DC converter with a fixed output
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Fig. 6. Measured efficiency and input current (and ideal input current)
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Fig. 8. Measured maximum output ripple, and load transient
(Iout=1.67mA→11.67mA) as a function of input voltage.
power and an efficiency of 71%. Interestingly, it is seen that
both input currents match closely, allowing the converter to
keep its efficiency fairly constant. Increasing the resolution of
the converter would allow to match this generic converter even
more closely.
At maximum output power, efficiencies up to 75% are
recorded in the 1
2
- and 1
3
-topologies, while most other topolo-
gies achieve peak efficiencies above 70%. Conversion ratio
2
9
achieves the lowest peak efficiency, since its switching
frequency is highest of all conversion ratios for a given RSSL
Work [2] [3] [4] [5] [7] [8] This work
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Cfly MOS 1.15nF MO(M/S) 3.88nF MOS MO(M/S) 3nF MIM 2nF MIM 1.64nF M(I/O)M
ρ (mW/mm2) 550 38.6 190 4.9 0.94 16.3 13.3
ηavg 66.5% 81% 74.3% 88% 69.2% 67% 71%
Vout 0.55-1.1V 0.7V 1V 1.2-2.4V 0.1-2.18V 1.2V 1.2V
Vin 2V 1.2-2V 3-4V 1V 2.5V 2.8-8V 2.5-8V
TABLE I: Comparison with other fully integrated gearbox DC-DC converters.
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Fig. 9. Chip micrograph of the folding Dickson-based converter, and
detail of one fragment.
[9]. However, it still achieves a peak efficiency of 69.7%.
The contour plot of the efficiency over Vin and Pout can
be seen in Fig. 7. Vin ranges from 2.5V to 8V, allthough at
power backoff the converter is able to work down to 2.1V.
Efficiencies above 65% are seen over almost the entire range,
and the average efficiency remains between 66% and 71% for
the measured output power range.
Fig. 8 shows the maximum observed ripple during measure-
ments. Step down ratio 1
2
suffers most from increased output
ripple due to its fast switching frequency backoff, but remains
nonetheless below 10% of the output voltage. Also shown is
the load transient response for an increase of 10mA/8ns in
output current. Slew rate was limited by the off-chip load.
The chip micrograph can be seen in Fig. 9, along with
a detailed figure of one fragment. The fragment shows the
position of the decoding logic, on-chip voltage doubler, flying
capacitors and helper converters (BGBCs).
A comparison with other gearbox designs is made in Fig.
10 and table I. While the power density of this design is
neither high nor low compared to other designs, this DC-
DC converter stands out at the achieved input voltage range,
which is over 4.5 times the Vdd of this technology. Other
designs achieve better average efficiencies, allthough over a
much smaller input/output voltage range.
IV. CONCLUSION
The design, operation and measurement results of an im-
proved folding Dickson converter have been discussed in this
paper. By implementing an additional subconverter with 5
switches and 1 flying capacitor, four extra topologies are
implemented, improving the input voltage resolution, having
each topology operate over 0.6V Vin-range (
1
2
Vout) instead
Density (mW/mm 2 )
10 -1 10 0 10 1 10 2 10 3
Vo
lta
ge
 R
an
ge
0
2
4
6
  [This Work]
[2] [3] [4] 
[5] 
[6] 
[7] 
[8] 
Average Efficiency
65 70 75 80
0
2
4
6
  [This Work]
[2] [3] [4] 
[5] 
[6] 
[7] 
[8] 
Fig. 10. Comparison of voltage range, power density and average
efficiency of several monolithic gearbox converters.
of 1.2V (Vout). This allows the converter to maintain high
overall efficiencies, while mitigating demands on the output
ripple. Peak efficiencies are measured up to 75%, with an
average efficiency of 71% over the input range of 2.5-8V.
This subconverter does not interfere with the folding Dickson’s
operation, which can be extended to any number of stages.
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